Part Number Hot Search : 
LTC3203B 1012C RLPBF C86411 MN101 BZ5239 CZRB2210 ST1020
Product Description
Full Text Search
 

To Download AD8091 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 a
FEATURES Low-Cost Single (AD8091), Dual (AD8092) Voltage Feedback Architecture Fully Specified at +3 V, +5 V, and 5 V Supplies Single-Supply Operation Output Swings to within 25 mV of Either Rail Input Voltage Range -0.2 V to +4 V; VS = +5 V High-Speed and Fast Settling on +5 V 110 MHz -3 dB Bandwidth (G = +1) 145 V/ s Slew Rate 50 ns Settling Time to 0.1% Good Video Specifications (G = +2) Gain Flatness of 0.1 dB to 20 MHz; RL = 150 0.03% Differential Gain Error; R L = 1 k 0.03 Differential Phase Error; RL = 1 k Low Distortion -80 dBc Total Harmonic @ 1 MHz; RL = 100 Outstanding Load Drive Capability Drives 45 mA, 0.5 V from Supply Rails Drives 50 pF Capacitive Load (G = +1) Low Power of 4.4 mA/Amplifier APPLICATIONS Coaxial Cable Driver Active Filters Video Switchers Professional Cameras CCD Imaging Systems CD/DVD PRODUCT DESCRIPTION
Low-Cost, High-Speed Rail-to-Rail Amplifiers AD8091/AD8092
CONNECTION DIAGRAMS SOIC-8 (R-8)
NC 1 -IN 2 +IN 3 -VS 4
AD8091
8 7 6 5
NC +VS VOUT NC
NC = NO CONNECT
SOIC-8 and SOIC-8 (RM-8, R-8)
OUT1 1 -IN1 2 +IN1 3 -VS 4
AD8092
- + - +
8 7 6 5
+VS OUT -IN2 +IN2
SOT23-5 (RT-5)
VOUT 1 -VS 2 +IN 3
4 -IN
AD8091
5 +V S
The AD8091 (single) and AD8092 (dual) are low-cost, voltage feedback, high-speed amplifiers designed to operate on +3 V, +5 V, or 5 V supplies. They have true single-supply capability with an input voltage range extending 200 mV below the negative rail and within 1 V of the positive rail. Despite their low cost, the AD8091/AD8092 provide excellent overall performance and versatility. The output voltage swing extends to within 25 mV of each rail, providing the maximum output dynamic range with excellent overdrive recovery. This makes the AD8091/AD8092 useful for video electronics, such as cameras, video switchers, or any high-speed portable equipment. Low distortion and fast settling make them ideal for active filter applications.
The AD8091/AD8092 offer a low-power supply current and can operate on a single +3 V power supply. These features are ideally suited for portable and battery-powered applications where size and power are critical. The wide bandwidth and fast slew rate make these amplifiers useful in many general-purpose, high-speed applications where dual power supplies of up to 6 V and single supplies from +3 V to +12 V are needed. All of this low-cost performance is offered in an 8-lead SOIC (AD8091/AD8092), along with a tiny SOT23-5 package (AD8091) and a SOIC package (AD8092).
REV. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 (c) Analog Devices, Inc., 2002
25 C, V +5 V, AD8091/AD8092-SPECIFICATIONS (@ T =otherwise=noted.)R = 2 k unless
A S L
to +2.5 V,
Parameter DYNAMIC PERFORMANCE -3 dB Small Signal Bandwidth Bandwidth for 0.1 dB Flatness
Conditions G = +1, VO = 0.2 V p-p G = -1, +2, VO = 0.2 V p-p G = +2, VO = 0.2 V p-p, RL = 150 to +2.5 V, RF = 806 G = -1, VO = 2 V Step G = +1, VO = 2 V p-p G = -1, VO = 2 V Step fC = 5 MHz, VO = 2 V p-p, G = +2 f = 10 kHz f = 10 kHz G = +2, RL = 150 to +2.5 V RL = 1 k to +2.5 V G = +2, RL = 150 to +2.5 V RL = 1 k to +2.5 V f = 5 MHz, G = +2
Min 70
AD8091A/AD8092A Typ 110 50
Max
Unit MHz MHz
Slew Rate Full Power Response Settling Time to 0.1% NOISE/DISTORTION PERFORMANCE Total Harmonic Distortion* Input Voltage Noise Input Current Noise Differential Gain Error (NTSC) Differential Phase Error (NTSC) Crosstalk DC PERFORMANCE Input Offset Voltage
100
20 145 35 50 -67 16 850 0.09 0.03 0.19 0.03 -60 1.7 10 25 2.5 3.25 0.75
MHz V/s MHz ns dB nV/Hz fA/Hz % % Degrees Degrees dB mV mV V/C A A A dB dB dB dB k pF V dB V V V mA mA mA mA pF 12 5 +85 V mA dB C
TMIN to TMAX Offset Drift Input Bias Current TMIN to TMAX Input Offset Current Open-Loop Gain RL = 2 k to +2.5 V TMIN to TMAX RL = 150 to +2.5 V TMIN to TMAX 86 76 0.1 98 96 82 78 290 1.4 -0.2 to +4 88 10 1.4
INPUT CHARACTERISTICS Input Resistance Input Capacitance Input Common-Mode Voltage Range Common-Mode Rejection Ratio OUTPUT CHARACTERISTICS Output Voltage Swing
VCM = 0 V to +3.5 V RL = 10 k to +2.5 V RL = 2 k to +2.5 V RL = 150 to +2.5 V VOUT = +0.5 V to +4.5 V TMIN to TMAX Sourcing Sinking G = +1
72
Output Current Short Circuit Current Capacitive Load Drive POWER SUPPLY Operating Range Quiescent Current/Amplifier Power Supply Rejection Ratio OPERATING TEMPERATURE RANGE
*Refer to TPC 7. Specifications subject to change without notice.
0.015 to 4.985 0.100 to 4.900 0.025 to 4.975 0.300 to 4.625 0.200 to 4.800 45 45 80 130 50 3
VS = 1 V
70 -40
4.4 80
-2-
REV. A
SPECIFICATIONS (@ T = 25 C, V = +3 V, R = 2 k
A S L
AD8091/AD8092
to +1.5 V, unless otherwise noted.)
Min 70 AD8091A/AD8092A Typ Max 110 50 Unit MHz MHz
Parameter DYNAMIC PERFORMANCE -3 dB Small Signal Bandwidth Bandwidth for 0.1 dB Flatness
Conditions G = +1, VO = 0.2 V p-p G = -1, +2, VO = 0.2 V p-p G = +2, VO = 0.2 V p-p, RL = 150 to 2.5 V, RF = 402 G = -1, VO = 2 V Step G = +1, VO = 1 V p-p G = -1, VO = 2 V Step fC = 5 MHz, VO = 2 V p-p, G = -1, RL = 100 to +1.5 V f = 10 kHz f = 10 kHz G = +2, VCM = +1 V RL = 150 to +1.5 V RL = 1 k to +1.5 V G = +2, VCM = +1 V RL = 150 to +1.5 V RL = 1 k to +1.5 V f = 5 MHz, G = +2
Slew Rate Full Power Response Settling Time to 0.1% NOISE/DISTORTION PERFORMANCE Total Harmonic Distortion* Input Voltage Noise Input Current Noise Differential Gain Error (NTSC)
90
17 135 65 55
MHz V/s MHz ns
-47 16 600 0.11 0.09 0.24 0.10 -60 1.6 10 25 2.6 3.25 0.8
dB nV/Hz fA/Hz % % Degrees Degrees dB mV mV V/C A A A dB dB dB dB k pF V dB V V V mA mA mA mA pF 12 4.8 +85 V mA dB C
Differential Phase Error (NTSC)
Crosstalk DC PERFORMANCE Input Offset Voltage
TMIN to TMAX Offset Drift Input Bias Current TMIN to TMAX Input Offset Current Open-Loop Gain RL = 2 k TMIN to TMAX RL = 150 TMIN to TMAX 80 74 0.15 96 94 82 76 290 1.4 -0.2 to +2.0 88 0.01 to 2.99 0.02 to 2.98 0.125 to 2.875 45 45 60 90 45 10 1.3
INPUT CHARACTERISTICS Input Resistance Input Capacitance Input Common-Mode Voltage Range Common-Mode Rejection Ratio OUTPUT CHARACTERISTICS Output Voltage Swing
VCM = 0 V to 1.5 V RL = 10 k to +1.5 V RL = 2 k to +1.5 V RL = 150 to +1.5 V VOUT = +0.5 V to +2.5 V TMIN to TMAX Sourcing Sinking G = +1
72
0.075 to 2.9 0.20 to 2.75
Output Current Short Circuit Current Capacitive Load Drive POWER SUPPLY Operating Range Quiescent Current/Amplifier Power Supply Rejection Ratio OPERATING TEMPERATURE RANGE
*Refer to TPC 7. Specifications subject to change without notice.
3 VS = +0.5 V 68 -40 4.2 80
REV. A
-3-
25 C, V 5 AD8091/AD8092-SPECIFICATIONS (@ T =otherwise=noted.)V, R = 2 k unless
A S L
to Ground,
Parameter DYNAMIC PERFORMANCE -3 dB Small Signal Bandwidth Bandwidth for 0.1 dB Flatness
Conditions G = +1, VO = 0.2 V p-p G = -1, +2, VO = 0.2 V p-p G = +2, VO = 0.2 V p-p, RL = 150 , RF = 1.1 k G = -1, VO = 2 V Step G = +1, VO = 2 V p-p G = -1, VO = 2 V Step fC = 5 MHz, VO = 2 V p-p, G = +2 f = 10 kHz f = 10 kHz G = +2, RL = 150 RL = 1 k G = +2, RL = 150 RL = 1 k f = 5 MHz, G = +2
Min 70
AD8091A/AD8092A Typ Max 110 50
Unit MHz MHz
Slew Rate Full Power Response Settling Time to 0.1% NOISE/DISTORTION PERFORMANCE Total Harmonic Distortion Input Voltage Noise Input Current Noise Differential Gain Error (NTSC) Differential Phase Error (NTSC) Crosstalk DC PERFORMANCE Input Offset Voltage
105
20 170 40 50 -71 16 900 0.02 0.02 0.11 0.02 -60 1.8 11 27 2.6 3.5 0.75
MHz V/s MHz ns dB nV/Hz fA/Hz % % Degrees Degrees dB mV mV V/C A A A dB dB dB dB k pF V dB V V V mA mA mA mA pF 12 5.5 +85 V mA dB C
TMIN to TMAX Offset Drift Input Bias Current TMIN to TMAX Input Offset Current Open-Loop Gain RL = 2 k TMIN to TMAX RL = 150 TMIN to TMAX 88 78 0.1 96 96 82 80 290 1.4 -5.2 to +4.0 88 10 1.4
INPUT CHARACTERISTICS Input Resistance Input Capacitance Input Common-Mode Voltage Range Common-Mode Rejection Ratio OUTPUT CHARACTERISTICS Output Voltage Swing
VCM = -5 V to +3.5 V RL = 10 k RL = 2 k RL = 150 VOUT = -4.5 V to +4.5 V TMIN to TMAX Sourcing Sinking G = +1 (AD8091/AD8092)
72
Output Current Short Circuit Current Capacitive Load Drive POWER SUPPLY Operating Range Quiescent Current/Amplifier Power Supply Rejection Ratio OPERATING TEMPERATURE RANGE
Specifications subject to change without notice.
-4.98 to +4.98 -4.85 to +4.85 -4.97 to +4.97 -4.45 to +4.30 -4.60 to +4.60 45 45 100 160 50 3
VS = 1 V
68 -40
4.8 80
-4-
REV. A
AD8091/AD8092
ABSOLUTE MAXIMUM RATINGS*
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.6 V Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . See Figure 1 Common-Mode Input Voltage . . . . . . . . . . . . . . . . . . . . VS Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . 2.5 V Output Short Circuit Duration . . . . . . . . . . . . . See Figure 1 Storage Temperature Range . . . . . . . . . . . -65C to +125C Operating Temperature Range . . . . . . . . . . . -40C to +85C Lead Temperature Range (Soldering 10 sec) . . . . . . . . 300C
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
RMS output voltages should be considered. (If RL is referenced to VS-, as in single-supply operation, then the total drive power is VS IOUT.) If the rms signal levels are indeterminate, then consider the worst case, when VOUT = VS /4 for RL to midsupply: VS 4 PD = (VS x IS ) + RL
2
(In single-supply operation with RL referenced to VS-, worst case is VOUT = VS /2.) Airflow will increase heat dissipation, effectively reducing JA. Also, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes will reduce the JA. Care must be taken to minimize parasitic capacitances at the input leads of high-speed op amps as discussed in the board layout section. Figure 1 shows the maximum safe power dissipation in the package versus the ambient temperature for the SOIC-8 (125C/W), SOT23-5 (180C/W), and SOIC-8 (150C/W) packages on a JEDEC standard four-layer board.
2.0 TJ = 150 C MAXIMUM POWER DISSIPATION - W
MAXIMUM POWER DISSIPATION
The maximum safe power dissipation in the AD8091/AD8092 package is limited by the associated rise in junction temperature (TJ) on the die. The plastic encapsulating the die will locally reach the junction temperature. At approximately 150C, which is the glass transition temperature, the plastic will change its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8091/AD8092. Exceeding a junction temperature of 175C for an extended period of time can result in changes in the silicon devices, potentially causing failure. The still-air thermal properties of the package ( JA), ambient temperature (TA), and the total power dissipated in the package (PD) can be used to determine the junction temperature of the die. The junction temperature can be calculated as follows: TJ = TA + (PD x JA ) The power dissipated in the package (PD) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins (VS) times the quiescent current (IS). Assuming the load (RL) is referenced to midsupply, then the total drive power is VS /2 IOUT, some of which is dissipated in the package and some in the load (VOUT IOUT). The difference between the total drive power and the load power is the drive power dissipated in the package. PD = quiescent power + (total drive power - load power)
2 V V V PD = (VS x IS ) + S x OUT - OUT RL RL 2
1.5
SOIC-8
SOIC-8 1.0
SOT23-5 0.5
0 -40 -30 -20 -10
0 10 20 30 40 50 60 AMBIENT TEMPERATURE - C
70
80
90
Figure 1. Maximum Power Dissipation vs. Temperature for a Four-Layer Board
REV. A
-5-
AD8091/AD8092
ORDERING GUIDE
Model AD8091AR AD8091AR-REEL AD8091AR-REEL7 AD8091ART-REEL AD8091ART-REEL7 AD8092AR AD8092AR-REEL AD8092AR-REEL7 AD8092ARM AD8092ARM-REEL AD8092ARM-REEL7
Temperature Range -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C
Package Description 8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 5-Lead SOT-23 5-Lead SOT-23 8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead SOIC
Package Outline SO-8 13" Tape and Reel 7" Tape and Reel RT-5, 13" Tape and Reel RT-5, 7" Tape and Reel SO-8 13" Tape and Reel 7" Tape and Reel RM-8 13" Tape and Reel 7" Tape and Reel
Branding Information
HVA HVA
HWA HWA HWA
CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8091/AD8092 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
-6-
REV. A
Typical Performance Characteristics-AD8091/AD8092
3 2 1 G = +2 RF = 2k
6.3 6.2 6.1
GAIN FLATNESS - dB
NORMALIZED GAIN - dB
0 -1 -2 -3 -4 -5 -6 -7 0.1 VS = +5V GAIN AS SHOWN RF AS SHOWN RL = 2k VO = 0.2V p-p 1 G = +10 RF = 2k
6.0 5.9 5.8 5.7 5.6 5.5 5.4 VS = +5V G = +2 RL = 150 RF = 806 VO = 0.2V p-p 1 10 FREQUENCY - MHz 100
G = +5 RF = 2k
G = +1 RF = 0
10 FREQUENCY - MHz
100
500
5.3 0.1
TPC 1. Normalized Gain vs. Frequency; VS = +5 V
TPC 4. 0.1 dB Gain Flatness vs. Frequency; G = +2
3 2 VS = +3V 1 0 VS = +5V
9 8 7 6 VS = +5V VO = 2V p-p
GAIN - dB
GAIN - dB
-1 -2 -3 -4 -5 -6 -7 0.1 VS AS SHOWN G = +1 RL = 2k VO = 0.2V p-p 1
VS =
5V
5 4 3 2 1 0 VS AS SHOWN G = +2 RL = 2k RF = 2k VO AS SHOWN 1 VS = 5V VO = 4V p-p
10 FREQUENCY - MHz
100
500
-1 0.1
10 FREQUENCY - MHz
100
500
TPC 2. Gain vs. Frequency vs. Supply
TPC 5. Large Signal Frequency Response; G = +2
3 2 -40 C 1
70 60 50 VS = +5V RL = 2k
GAIN - dB
-1 -2 -3 -4 -5 -6 -7 0.1 VS = +5V G = +1 RL = 2k VO = 0.2V p-p TEMPERATURE AS SHOWN 1
+85 C +25 C
40 30 20 10 0 PHASE GAIN 0 -45 -90 -135 50 PHASE MARGIN 1 10 FREQUENCY - MHz 100 -180
-10 -20 0.1
10 FREQUENCY - MHz
100
500
500
TPC 3. Gain vs. Frequency vs. Temperature
TPC 6. Open-Loop Gain and Phase vs. Frequency
REV. A
-7-
PHASE - Degrees
0
OPEN-LOOP GAIN - dB
AD8091/AD8092
20
TOTAL HARMONIC DISTORTION - dBc
30 40 50 60
VS = +5V, G = +2 RF = 2k , RL = 100 VS = +5V, G = +1 RL = 100
DIFFERENTIAL GAIN ERROR - %
VO = 2V p-p
VS = +3V, G = 1 RF = 2k , RL = 100
0.10 0.08 0.06 0.04 0.02 0.00 0.02 0.04 0.06 0.10 0.05 0.00 0.05 0.10 0.15 0.20 0.25
NTSC SUBSCRIBER (3.58MHz)
RL = 150
VS = +5, G = +2 RF = 2k , RL AS SHOWN 0 10 20 30 40 50 60
RL = 1k
70
80
90
100
70 80 90 100 110 1 2 3 4 5 67 FUNDAMENTAL FREQUENCY - MHz 8 9 10 VS = +5V, G = +2 RF = 2k , RL = 2k VS = +5V, G = +1 RL = 2k
DIFFERENTIAL PHASE ERROR - Degrees
RL = 1k
RL = 150 VS = +5, G = +2 RF = 2k , RL AS SHOWN 0 10 20 30 40 50 60 70 80 MODULATING RAMP LEVEL - IRE 90 100
TPC 7. Total Harmonic Distortion
TPC 10. Differential Gain and Phase Errors
30 40
WORST HARMONIC - dBc
1000 VS = +5V
60 70 80 90 100 110 120 130 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 OUTPUT VOLTAGE - V p-p 4.0 4.5 5.0 VS = +5V RL = 2k G = +2 1MHz 5MHz
VOLTAGE NOISE - nA Hz
50
10MHz 100
10
1 10
100
1k 10k 100k FREQUENCY - Hz
1M
10M
TPC 8. Worst Harmonic vs. Output Voltage
TPC 11. Input Voltage Noise vs. Frequency
0.5%) - V p-p
5.0 4.5 4.0 3.5
VS = +5V G = -1 RF = 2k RL = 2k
100 VS = +5V
OUTPUT VOLTAGE SWING (THD
CURRENT NOISE - pA Hz
1 FREQUENCY - MHz 10 50
10
3.0 2.5 2.0 1.5 1.0 0.5 0 0.1
1
0.1 10
100
1k 10k 100k FREQUENCY - Hz
1M
10M
TPC 9. Low Distortion Rail-to-Rail Output Swing
TPC 12. Input Current Noise vs. Frequency
-8-
REV. A
AD8091/AD8092
-10 -20 -30 VS = +5V RF = 2k RL = 2k VO = 2V p-p
20 10 0 -10
PSRR - dB
VS = +5V
CROSSTALK - dB
-40 -50 -60 -70 -80 -90
-20 -30 -40 -50 -60 -70 -80 0.01
-PSRR
+PSRR
-100 0.1
1
10 FREQUENCY - MHz
100
500
0.1
1 10 FREQUENCY - MHz
100
500
TPC 13. AD8092 Crosstalk (Output-to-Output) vs. Frequency
TPC 16. PSRR vs. Frequency
0 -10 -20 -30
CMRR - dB
VS = +5V
70 60
ns
VS = +5V G = -1 RL = 2k
-40 -50 -60 -70 -80 -90
SETTLING TIME TO 0.1%
50 40 30 20 10 0 0.5
-100 0.03
0.1
1 10 FREQUENCY - MHz
100
500
1.0 1.5 INPUT STEPS - V p-p
2.0
TPC 14. CMRR vs. Frequency
TPC 17. Settling Time vs. Input Step
100.0 31.0 10.0
1.00
OUTPUT SATURATION VOLTAGE - V
VS = +5V G = +1
VS = +5V 0.90 0.80 0.70 0.60 0.50 0.40 0.30 0.20 0.10 0 0
VOH = +85 C VOH = +25 C VOH = -40 C
OUTPUT RESISTANCE -
3.1 1 0.31 0.1
VOL = +85 C
VOL = +25 C VOL = -40 C
0.031 0.01 0.1
1
10 FREQUENCY - MHz
100
500
5 10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 LOAD CURRENT - mA
TPC 15. Closed-Loop Output Resistance vs. Frequency
TPC 18. Output Saturation Voltage vs. Load Current
REV. A
-9-
AD8091/AD8092
100 RL = 2k
OPEN-LOOP GAIN - dB
90
3.5V
RL = 150 80
2.5V
1.5V
70
VS = +5V 60 0 0.5 1.0 2.5 2.5 1.5 3.0 3.5 OUTPUT VOLTAGE - V 4 4.5 5
TPC 19. Open-Loop Gain vs. Output Voltage
TPC 22. Large Signal Step Response; VS = +5 V, G = +2
5V
1.50V
2.5V
TPC 20. 100 mV Step Response; G = +1
TPC 23. Output Swing; G = -1, RL = 2 k
4V 3V
2.60V
2V 1V
2.50V
1V
2.40V
2V 3V
20ns
4V
TPC 21. 200 mV Step Response; VS = +5 V, G = +1
TPC 24. Large Signal Step Response; VS = 5 V, G = +1
-10-
REV. A
AD8091/AD8092
LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS Power Supply Bypassing Input-to-Output Coupling
Power supply pins are actually inputs and care must be taken so that a noise-free stable dc voltage is applied. The purpose of bypass capacitors is to create low impedances from the supply to ground at all frequencies, thereby shunting or filtering a majority of the noise. Decoupling schemes are designed to minimize the bypassing impedance at all frequencies with a parallel combination of capacitors. 0.01 F or 0.001 F (X7R or NPO) chip capacitors are critical and should be as close as possible to the amplifier package. Larger chip capacitors, such as the 0.1 F capacitor, can be shared among a few closely spaced active components in the same signal path. A 10 F tantalum capacitor is less critical for high-frequency bypassing and, in most cases, only one per board is needed at the supply inputs.
Grounding
The input and output signal traces should not be parallel to minimize capacitive coupling between the inputs and output, avoiding any positive feedback.
DRIVING CAPACITIVE LOADS
A highly capacitive load will react with the output of the amplifiers, causing a loss in phase margin and subsequent peaking or even oscillation, as illustrated in Figures 2 and 3. There are two methods to effectively minimize its effect. 1. Put a small value resistor in series with the output to isolate the load capacitor from the amps' output stage. 2. Increase the phase margin with higher noise gains or by adding a pole with a parallel resistor and capacitor from -IN to the output.
8 6 4 2
GAIN - dB
A ground plane layer is important in densely packed PC boards to spread the current minimizing parasitic inductances. However, an understanding of where the current flows in a circuit is critical to implementing effective high-speed circuit design. The length of the current path is directly proportional to the magnitude of parasitic inductances and thus the high-frequency impedance of the path. High-speed currents in an inductive ground return will create an unwanted voltage noise. The length of the high-frequency bypass capacitor leads are most critical. A parasitic inductance in the bypass grounding will work against the low impedance created by the bypass capacitor. Place the ground leads of the bypass capacitors at the same physical location. Because load currents flow from the supplies as well, the ground for the load impedance should be at the same physical location as the bypass capacitor grounds. For the larger value capacitors, which are intended to be effective at lower frequencies, the current return path distance is less critical.
Input Capacitance
0 2 4 6 8 10 0.1 VS = +5V G = +1 RL = 2k CL = 50pF VO = 200mV p-p 500
1
10 FREQUENCY - MHz
100
Figure 2. Closed-Loop Frequency Response: CL = 50 pF
p 2.60V 2.55V 2.50V 2.45V 2.40V
Along with bypassing and ground, high-speed amplifiers can be sensitive to parasitic capacitance between the inputs and ground. A few pF of capacitance will reduce the input impedance at high frequencies, in turn increasing the amplifier's gain, causing peaking of the frequency response or even oscillations, if severe enough. It is recommended that the external passive components, which are connected to the input pins, be placed as close as possible to the inputs to avoid parasitic capacitance. The ground and power planes must be kept at a distance of at least 0.05 mm from the input pins on all layers of the board.
Figure 3. 200 mV Step Response: CL = 50 pF
REV. A
-11-
AD8091/AD8092
As the closed-loop gain is increased, the larger phase margin allows for large capacitor loads with less peaking. Adding a low value resistor in series with the load at lower gains has the same effect. Figure 4 shows the effect of a series resistor for various voltage gains. For large capacitive loads, the frequency response of the amplifier will be dominated by the series resistor and capacitive load.
10000 VS = 5V 30% OVERSHOOT
PF
Active Filters
Active filters at higher frequencies require wider bandwidth op amps to work effectively. Excessive phase shift produced by lower frequency op amps can significantly impact active filter performance. Figure 6 shows an example of a 2 MHz biquad bandwidth filter that uses three op amps. Such circuits are sometimes used in medical ultrasound systems to lower the noise bandwidth of the analog signal before A/D conversion. Please note that the unused amplifiers' inputs should be tied to ground.
R6 1k C1 50pF
1000
RS = 3
RS = 0
CAPACITIVE LOAD
100 RG 10 VIN 100mV STEP 50 RF RS VOUT CL
R2 2k VIN R1 3k 2 1 3 5 R3 2k
R4 2k 6 7 R5 2k
C2 50pF 2 6 3 VOUT
1
AD8092
1 2 3 4 AC L - V / V 5 6
AD8092
AD8091
Figure 4. Capacitive Load Drive vs. Closed-Loop Gain
Overdrive Recovery
Figure 6. 2 MHz Biquad Band-Pass Filter
The frequency response of the circuit is shown in Figure 7.
0
Overdrive of an amplifier occurs when the output and/or input range are exceeded. The amplifier must recover from this overdrive condition. As shown in Figure 5, the AD8091/AD8092 recovers within 60 ns from negative overdrive and within 45 ns from positive overdrive.
GAIN - dB
10
20
30
40 10k 100k 1M FREQUENCY - Hz 10M 100M
Figure 7. Frequency Response of 2 MHz Band-Pass Biquad Filter
Sync Stripper
Figure 5. Overdrive Recovery
Synchronizing pulses are sometimes carried on video signals so as not to require a separate channel to carry the synchronizing information. However, for some functions, such as A/D conversion, it is not desirable to have the sync pulses on the video signal. These
-12-
REV. A
AD8091/AD8092
pulses will reduce the dynamic range of the video signal and do not provide any useful information for such a function. A sync stripper will remove the synchronizing pulses from a video signal while passing all the useful video information. Figure 8 shows a practical single-supply circuit that uses only a single AD8091. It is capable of directly driving a reverse terminated video line.
VIDEO WITH SYNC VIDEO WITHOUT SYNC
The worst case of composite video is not quite this demanding. One bounding condition is a signal that is mostly black for an entire frame but has a white (full amplitude) minimum width spike at least once in a frame. The other extreme is a full white video signal. The blanking intervals and sync tips of such a signal will have negative-going excursions in compliance with the composite video specifications. The combination of horizontal and vertical blanking intervals limit such a signal to being at the highest (white) level for a maximum of about 75% of the time. As a result of the duty cycles between the two extremes presented above, a 1 V p-p composite video signal that is multiplied by a gain of 2 requires about 3.2 V p-p of dynamic voltage swing at the output for an op amp to pass a composite video signal of arbitrary varying duty cycle without distortion. Some circuits use a sync tip clamp to hold the sync tips at a relatively constant level to lower the amount of dynamic signal swing required. However, these circuits can have artifacts like sync tip compression unless they are driven by a source with a very low output impedance. The AD8091/AD8092 have adequate signal swing when running on a single +5 V supply to handle an ac-coupled composite video signal. The input to the circuit in Figure 9 is a standard composite (1 V p-p) video signal that has the blanking level at ground. The input network level shifts the video signal by means of ac-coupling. The noninverting input of the op amp is biased to half of the supply voltage.
+5V 4.99k 4.99k COMPOSITE 47 F VIDEO + IN RT 10k 75 + 10 F 0.1 F +
VBLANK GROUND
+0.4V
GROUND
+3V OR +5V 0.1 F VIN + 10 F TO A/D 100 R2 1k R1 1k +0.8V (OR 2 VBLANK)
AD8091
Figure 8. Sync Stripper
The video signal plus sync is applied to the noninverting input with the proper termination. The amplifier gain is set equal to 2 via the two 1 k resistors in the feedback circuit. A bias voltage must be applied to R1 for the input signal to have the sync pulses stripped at the proper level. The blanking level of the input video pulse is the desired place to remove the sync information. This level is multiplied by 2 by the amplifier. This level must be at ground at the output in order for the sync stripping action to take place. Since the gain of the amplifier from the input of R1 to the output is -1, a voltage equal to 2 VBLANK must be applied to make the blanking level come out at ground.
Single-Supply Composite Video Line Driver
10 F RBT 75 RL 75
AD8091
RF 1k
1000 F +
VOUT
0.1 F
RG 1k 220 F
Many composite video signals have their blanking level at ground and have video information that is both positive and negative. Such signals require dual-supply amplifiers to pass them. However, by ac level shifting, a single-supply amplifier can be used to pass these signals. The following complications may arise from such techniques. Signals of bounded peak-to-peak amplitude that vary in duty cycle require larger dynamic swing capacity than their (bounded) peak-to-peak amplitude after they are ac-coupled. As a worst case, the dynamic signal swing will approach twice the peak-to-peak value. The two conditions that define the maximum dynamic swing requirements are a signal that is mostly low but goes high with a duty cycle that is a small fraction of a percent. The opposite condition defines the other extreme.
Figure 9. Single-Supply Composite Video Line Driver
The feedback circuit provides unity gain for the dc biasing of the input and provides a gain of 2 for any signals that are in the video bandwidth. The output is ac-coupled and terminated to drive the line. The capacitor values were selected for providing minimum "tilt" or field time distortion of the video signal. These values would be required for video that is considered to be studio or broadcast quality. However, if a lower consumer grade of video, sometimes referred to as "consumer video," is all that is desired, the values and the cost of the capacitors can be reduced by as much as a factor of 5 with minimum visible degradation in the picture.
REV. A
-13-
AD8091/AD8092
OUTLINE DIMENSIONS
Dimensions shown in mm and (inches)
Dimensions shown in inches and (mm)
8-Lead SOIC (R-8)
5.00 (0.1968) 4.80 (0.1890)
8 5 4
8-Lead SOIC (RM-8)
0.122 (3.10) 0.114 (2.90)
4.00 (0.1574) 3.80 (0.1497) PIN 1
1
6.20 (0.2440) 5.80 (0.2284)
8
5
0.122 (3.10) 0.114 (2.90)
1 4
0.199 (5.05) 0.187 (4.75)
1.27 (0.0500) BSC 0.25 (0.0098) 0.10 (0.0040) SEATING PLANE 2.59 (0.102) 2.39 (0.094) 0.49 (0.0192) 0.35 (0.0138) 8 0.25 (0.0098) 0 0.19 (0.0075)
0.50 (0.0196) 0.25 (0.0099)
45
PIN 1 0.0256 (0.65) BSC 0.120 (3.05) 0.112 (2.84) 0.006 (0.15) 0.002 (0.05) SEATING PLANE 0.018 (0.46) 0.008 (0.20) 0.043 (1.09) 0.037 (0.94) 0.011 (0.28) 0.003 (0.08) 33 27 0.028 (0.71) 0.016 (0.41) 0.120 (3.05) 0.112 (2.84)
1.27 (0.0500) 0.41 (0.0160)
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
Dimensions shown in mm and (inches)
5-Lead Plastic Surface Mount (RT-5)
3.10 (0.122) 2.70 (0.106)
1.80 (0.071) 1.50 (0.059) PIN 1
5 1 2
4 3
3.00 (0.118) 2.50 (0.098)
0.95 (0.037) REF 1.90 (0.075) REF 1.30 (0.051) 0.90 (0.035) 0.15 (0.059) 0.00 (0.000) 0.50 (0.020) 0.30 (0.012) 1.45 (0.057) 0.90 (0.035) SEATING PLANE 10 0
0.20 (0.008) 0.09 (0.004)
0.60 (0.024) 0.10 (0.004)
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
-14-
REV. A
AD8091/AD8092 Revision History
Location 5/02-Data Sheet changed from REV. 0 to REV. A. Page
Edits to PRODUCT DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Edit to TPC 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Edits to TPCs 21-24 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Edits to Figure 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
REV. A
-15-
-16-
C02859-0-5/02(A)
PRINTED IN U.S.A.


▲Up To Search▲   

 
Price & Availability of AD8091

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X